Loop Scheduling Algorithm for Timing and Memory Operation Minimization with Register Constraint1

نویسندگان

  • F. Chen
  • S. Tongsima
  • E. H.-M. Sha
چکیده

In this paper, we present a novel scheduling framework, called Memory Operation minimization Rotation Scheduling (MORS), for scheduling multi-dimensional applications subject to register constraint and other resource constraints. Under such constraints, MORS strives to shorten the schedule length while minimally inserting the load and store operations in the schedule to reduce the register requirement pressure. Experiments show that our approach is useful for reducing the schedule length without violating the register constraint of a target machine. Furthermore, the average reduction in the schedule length produced by these experiments reaches 36.6%.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Loop Scheduling Algorithm for Timing and Memory Operation Minimization with Register Constraint

Loop pipelining is a scheduling technique widely used to improve the performance of systems running scientiic applications, such as multimedia and DSP systems. These applications usually contain repetitive groups of operations represented by nested loops, categorized by multi-dimensional systems. Considerable research has been conducted to produce high throughput schedules under resource constr...

متن کامل

Register-constrained Loop Scheduling for Optimizing Time and Memory Operations

Loop pipelining is a scheduling technique widely used to improve the performance of systems running scienti c applications, such as multimedia and DSP systems. These applications usually contain repetitive groups of operations represented by nested loops, categorized by multidimensional systems. Considerable research has been conducted to produce high throughput schedules under resource constra...

متن کامل

A Mathematical Programming Model and Genetic Algorithm for a Multi-Product Single Machine Scheduling Problem with Rework Processes

In this paper, a multi-product single machine scheduling problem with the possibility of producing defected jobs, is considered. We concern rework in the scheduling environment and propose a mixed-integer programming (MIP) model for the problem.  Based on the philosophy of just-in-time production, minimization of the sum of earliness and tardiness costs is taken into account as the objective fu...

متن کامل

Force-directed scheduling for the behavioral synthesis of ASICs

The HAL system described performs behavior synthesis using a global scheduling and allocation scheme that proceeds by step-wise refinement. The force-directed scheduling algorithm at the heart of this scheme reduces the number of functional units, storage units, and buses required by balancing the concurrency of operations assigned to them. The algorithm supports a comprehensive set of constrai...

متن کامل

Register Allocation for Embedded Systems

Compilers play an important part in the system performance improvement. A compilation process is to translate source code from a highlevel programming language to a lower level language. For embedded systems, the system resource such as the number of registers, cache size, and memory size are very limited. Therefore, an efficient compilation can particularly have great effect on the system perf...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998